Indium Phosphide Heterobipolar Transistor
Technology Beyond 1-THz Bandwidth 
I. INTRODUCTION
H IGH-BANDWIDTH transistors enable new applications in submillimeter wave ICs and wideband communications [1] , [2] . Bipolar transistor cutoff frequencies [3] are increased by scaling, with transit delays τ b and τ c reduced by thinning the epitaxial base and collector T b and T c , and with an RC charging delays reduced by shrinking the emitter and the base-collector junction widths W e and W c , by reducing contact resistivities, and by increasing the emitter current density. Yet, these scaling laws, derived in [3] and [4] , address the junction cross-sectional dimensions but neglect capacitances and resistances distributed along the perimeter of the active device. These parasitics become progressively more significant with scaling. In addition, insufficiently scaled base posts dominate overall base/collector capacitance of highly scaled devices. Inadvertent end undercut of emitter stripes will further reduce bandwidths. Fabrication processes must be, therefore, improved to extend the power-gain cutoff frequency f max significantly beyond 1 THz [5] .
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Base ohmic contact fabrication is critical. To attain 1.3 THz f max , the base contact resistivity ρ c should be less than ∼5 µm 2 ; 2 THz requires ∼2.5 µm 2 [4] . While contacts to p-type InGaAs with ρ c ∼ 1 µm 2 have been reported [6] , [7] , integration into a heterobipolar transistor (HBT) fabrication process remains challenging. The semiconductor surface must be pristine: resist chemistry and electron beam lithography introduce surface contamination, increasing ρ c . Furthermore, the contacts must not penetrate significantly into a base ∼10-15 nm thick. Again, improved fabrication processes must be developed. Fig. 1 shows the RC parasitics associated with the HBT base-collector junction. These contribute to the basecollector junction R bb C cb,eff charging time [3] , [8] and thereby decrease f max .
II. MESA HBT BASE-COLLECTOR PARASITICS
Key among the elements distributed along emitter length are the base metal resistance and the excess base-collector junction capacitances in the areas associated with the base post and with the ends of the emitter-base junction. As the device is scaled [3] , the base contacts must be narrowed, with
max [4] . Given some nonzero base metal sheet resistance R sh , the base metal resistance R metal thus increases rapidly with scaling. Unless R sh is reduced, R metal can become the dominant contributor to the total base access resistance R bb , limiting the feasible f max .
R metal has both a component associated with the region between the base post and the emitter, and a component distributed along the emitter length. The variation of R metal with L e is, therefore, of the form R 0 + k r,1 L e . Similarly, the base-collector capacitance C cb has components associated with the base post and the two undercut ends of the emitter stripe, and a component distributed along the emitter-base junction length. The variation of C cb with L e is, therefore, of the form C 0 + k c,1 L e . Consequently, the variation of the R metal C cb time constant with L e is of the form
e . Omitting for brevity an analytic derivation, we present (Fig. 2 ) the results of a numerical analysis of τ cb = f τ /8π f 2 max , with the HBT represented as a series of incremental elements along the stripe length, each modeled by a hybrid-π equivalent circuit, and with increments of R metal distributed between HBT elements. The finite conductance of the base electrode reduces f max bandwidth by the same amount as an increase of base contact resistivity by
e /k c , with 1 < k c < 2 depending on the relative composition of R bb C cb,eff , the base electrode/semiconductor overlap W bc , and the width of the base electrode W b .
The base post and the undercut ends of the emitter stripe increase the C cb by the ratio (1 + C 0 /(k c,1 L e )):1, thereby also decreasing f τ . If the emitter is made long, f max is reduced by the increase in R metal C bc ; if the emitter is made short, f τ is reduced by the fractional increase in C cb (Fig. 3) .
To obtain high f τ and f max , the excess capacitance C 0 must be reduced by shrinking the footprint of the base post to enable controlled undercut, by shortening the distance between base post and emitter, and by reducing the etch undercut distance (Fig. 1) at the emitter ends. Reducing C 0 proportionally reduces the minimum L e required to maintain a given f τ and thus reduces R metal . The conductivity of the base electrode metal can be improved by increasing its thickness, adjusting its composition or by increasing its width relative to that of the contact [9] , [10] .
Extremely low-resistivity base contacts are required. Contamination from resist chemistry or prior process steps can increase ρ c ; contamination must be avoided or removed, or the contaminated surface penetrated by the contact metal. Yet, because the base doping near the upper surface is high to enable low ρ c [6] , but decreases sharply with depth to reduce Auger recombination hence increase β [11] , the contacts must not penetrate more than a few nanometers. The contacts must not degrade or deeply interdiffuse into the base during operation at high current densities or at elevated temperatures.
Previously reported HBT fabrication processes [4] , [5] , [12] used lifted off {Pd, Pt}/Ti/Pd/Au base contacts. In these, the Pd/Pt layer penetrates the base to a depth proportional to the deposited Pd/Pt thickness. If the Pt/Pd layer is too thick, ρ c is increased because of deep interdiffusion [13] into the doping-graded base; a very deep penetration will cause basecollector junction failure. If the Pt/Pd layer is too thin, the Ti layer can reach the base semiconductor, forming alloys with As [14] driven by thermal processing and increasing ρ c . If the base-emitter spacing is insufficient, lateral Pd/Pt interdiffusion toward the emitter will cause emitter-base junction failure.
Several refractory metals (Mo, W, Ru, Ir) are excellent diffusion barriers [15] , can sustain high currents without degradation, are thermally stable, and yield reproducibly low ρ c to p-InGaAs [6] . However, we have been unable to directly integrate refractory base metallization into processes similar to [5] and [12] : direct refractory metal evaporation or sputtering requires high energies hence damages photoresist. We have also observed rapid galvanic corrosion of refractory metals if exposed to photoresist stripper (N-Methyl-2-pyrrolidone) or other process chemicals. Although low ρ c has been observed in test structures [6] , we have observed unexpectedly high contact resistance using similar refractory metal base contacts TEM of an HBT fabricated in a conventional process along the emitter stripe with ≈220-nm emitter end undercut and base post with ≈1100 nm diameter.
in HBTs; because refractory contacts will not getter surface oxides or penetrate surface contaminants, we infer that the high ρ c is due to surface contamination from prior processing.
In this paper, we present a novel dual-deposition base metallization process [16] that utilizes a composite stack of reactive, refractory, and highly conductive metal yielding terahertz bandwidth transistors. To reduce surface contamination, lithography before contact metal deposition is avoided. With a 1-2 nm thin, reactive Pt layer to the base contact, we will show that low ∼4 µm 2 base contact resistivity can be obtained on a processed HBT. Conformally grown atomic layer deposition (ALD) Al 2 O 3 is exploited as passivation and protection layer for the emitter-base region. The addition of a base sidewall to the process enables thicker more conductive base metallization with higher gold content. Techniques for reducing parasitic base-collector and baseemitter capacitances are outlined. Finally, we compare HBTs fabricated in the conventional liftoff process to those fabricated with dual-deposited base metal, varying the thickness of the platinum base contact layer.
III. FABRICATION PROCESS
The HBTs were fabricated in a self-aligned triple-mesa process using electron beam lithography for emitter and base and optical projection lithography for collector, posts, isolation, and interconnect metallization. A composite emitter metal stack Mo/TiW/W 20/250/250 nm is deposited on HBT wafers. Before and after removing the highly doped InGaAs emitter cap in a selective wet etch, plasma-enchanced chemical vapor depositon (PECVD) SiN x sidewalls are formed. Base contacts are deposited around the emitter in a selfaligned process, and the base/collector mesa is formed by selective wet etches. After the deposition of collector contact and posts, the devices are isolated. A blanket PECVD SiN x passivation layer is deposited prior to planarization in a low-ε dielectric benzocyclobutene (BCB). Fabrication is finished by forming interconnect metal wiring on the BCB.
A. Emitter End Undercut
Emitter end undercut L undercut along fast etch facets degrades RF bandwidths by increasing
. An anisotropic etch is, therefore, used to thin the emitter semiconductor, enabling shorter etch times and thereby minimizing L undercut . Prior to wet-etching [17] , [18] . As a result, the emitter end undercut has been curtailed from 220 nm per end to 50 nm (Fig. 4) .
B. Dual-Deposited Base Metal
The base metallization is deposited in two steps. To avoid contamination from lithographic processes, the first step is a blanket contact metal deposition: the ohmic contact is formed with an ultrathin reactive layer that controllably penetrates through remaining surface contaminants. Subsequently evaporated thick refractory is exploited as a diffusion barrier. The second step is a patterned liftoff of thick base pad metal providing low base metal sheet resistivity.
Immediately after the InP etch, the sample is cleaned in solvents to remove etch residues. After a short deoxidizing dip in 1:10 HCl:DI, the sample is loaded to an electron beam evaporator. When a pressure below 6 × 10 −7 torr has been reached, a blanket metal stack of Pt/Ru/Pt is evaporated onto the sample [ Fig. 5(a) ]. The initial thin layer of platinum is deposited at very low rates (0.1 Ås −1 ) to improve surface coverage. Among other refractories, Ru has been selected because the sheet resistance of thin e-beam evaporated layers is low and the metal can be dry-etched chemically. The 2-nm-thick upper noble metal platinum layer encapsulates the Ru, protecting metals exposed on the sample surface from galvanic corrosion in process chemicals. This metal stack has a sheet resistance of 25 / , ∼20:1 less than the base semiconductor sheet resistance.
After initial metal deposition, a 10-nm Al 2 O 3 layer is conformally deposited by ALD [ Fig. 5(b) ]. The Al 2 O 3 protects the exposed base regions between the base metallization and the emitter semiconductor from damage in subsequent processing and passivates the emitter-base surface. A 20-nm-thick PECVD SiN x sidewall is formed [ Fig. 5(c) ], enabling the removal of Al 2 O 3 in the field in a wet etch either in 2.38% TMAH (etch rate 3 nm min −1 ) or 1:50 BHF:DI (etch rate ≈ 30 nm min −1 ). The sidewall also increases the spacing between by base metal accidentally deposited on the emitter 
C. Base Post Scaling
Charging delays due to the parasitic base-collector capacitance of the base post C cb,BP ∝ A BP = π(d BP /2) 2 become dominant on small footprint transistors when the post has been undercut insufficiently, limiting RF bandwidth. The base posts have, therefore, been reduced from ≈1.1 µm in [12] to 830 nm in diameter, reducing their footprint by 40 %. The lithographic masks used for isolating transistors has been adjusted to almost completely undercut the base posts (Fig. 4) .
IV. EXPERIMENTAL RESULTS
A wafer HBT64 has been grown in a solid source molecular beam epitaxy reactor on a 4 in InP substrate by IQE (Table I) . The surface doping of the 20-nm-thick base has been increased to 11 × 10 19 cm −3 , reducing ρ c [6] and generating a 90-meV conduction band slope. The 100-nm-thick collector consists of a 13.5-nm setback, a 16.5-nm chirped superlattice InGaAs/InAlAs grade, a pulse-doping layer, and a 67-nm drift collector region.
Three samples have been fabricated from the same wafer: 64A has lifted off base metalization of 2.5/12/17/70 nm Pt/Ti/Pd/Au with larger (1.1 µm) diameter base posts, and was fabricated using the process flow of [12] . The enhanced fabrication process described in Section III has been executed on samples 64C and 64J, altering only the thickness of the initial reactive Pt base contact layer 1 nm on 64C, respectively, 2 nm on 64J.
Extractions from transmission line model (TLM) measurements indicate base contact resistivity of 38 µm 2 and base sheet resistance of 850 / on 64A. The base contact resistivity on 64J and 64C not be determined from TLM measurements due to inadvertent process damage to the TLM structures. Collector contact resistivity is ≈15 µm 2 among all samples.
FIB/transmission electron micrograph (TEM) analysis reveals the interdiffusion depth of base metal with InGaAs: ≈6 nm on 64A and 64J, ≈3.1 nm on 64C. Furthermore, damage to exposed semiconductor between emitter and base metal is observed on 64A, but not on 64J and 64C (Fig. 6) .
A total emitter access resistivity ρ em ≈ 3 µm 2 was extracted from RF data; this includes the contribution from electron degeneracy [4] . HBTs with emitter area A e = 2.9 × 0.2 µm 2 show a peak dc gain β = 15. Figs. 8 and 9 show common-emitter and Gummel characteristics of the same transistor. The common-emitter breakdown voltage is BV CEO = 4.1 V at J c = 10 kA/cm 2 (corresponding to 0.6 % of the emitter current density at which peak f max is measured) and 3.2 V at 1 kA/cm 2 (Fig. 10) . Gummel characteristics for an HBT on sample 64J with 200-nm × 2.9-µm emitter junction area. Breakdown characteristics for an HBT on sample 64J with 200-nm × 1.9-µm emitter junction area.
The RF measurements from 0.5-67 GHz were carried out using an Agilent E8361A PNA using the calibration and pad deembedding procedure of [20] . The best extractable RF performance has been observed on sample 64J for a transistor with A e = 2.9 × 0.2 µm 2 and a single-sided base contact width W bc = 85 nm. (Fig. 7): Fig. 11 shows the peak f max Fig. 11 .
Measured RF gains for an HBT on sample 64J with 200-nm × 2.9-µm emitter junction area and 400-nm base-collector mesa width using off-wafer LRRM structures and on-wafer pad open/short deembedding. Single-pole fit to the measured data yields f τ 480 GHz, f max 1070 GHz. performance at I c = 9.52 mA, V ce = 2.0 V, V cb = 1.13 V, and J e = 18 mA/µm 2 . Fig. 12 shows variation of RF bandwidths and C cb with J e . Despite a wider emitter junction (200 nm versus 130 nm) and a longer emitter stripe (2.9 µm versus 2 µm) the peak 1070 GHz f max is 93 % of that reported in [5] ; unfortunately, we are unable to obtain a reliable measurement of f max for smaller geometry HBTs on the present samples. A small signal equivalent hybrid-π circuit has been developed from RF measurements (Fig. 13) showing good agreement between measured and simulated S parameters (Fig. 14) . A device with identical emitter dimensions, but reduced base contact width W bc = 30 nm exhibits with peak f τ performance at f max = 850 GHz, f τ = 550 GHz.
For the most highly scaled (170 nm W e , ∼350 nm W bc ) devices on sample 64J, the transistor {Y 12 } becomes very small, approaching the level of errors in the calibrated S-parameter measurements. For these devices, the unilateral gain U and hence f max cannot be reliably determined. Before roll-off, however, the measured unilateral gain of small footprint devices exceeds the gain of larger devices (Fig. 15) while the current gain cutoff frequency is also increased. Measured RF gains for an HBT on sample 64J with 170-nm × 1.9-µm emitter junction area and 370-nm base-collector mesa width. Unilateral gain of transistor in Fig. 11 plotted for reference. Single-pole fit to the measured data yields f τ 510 GHz.
Finite-element modeling suggests that HBTs with 170 nm W e should have larger f max than HBTs having 200 nm W e .
Peak RF performance on 64C with f max = 910 GHz, f τ = 480 GHz has been measured on a device with A e = 2.9 × 0.22 µm 2 and a single-sided base contact width w bc = 170 nm. The best RF performance obtained on sample 64A is f max = 667 GHz, f τ = 476 GHz on a transistor with A e = 2.9 × 0.22 µm 2 and a single-sided base contact width W bc = 320 nm.
V. DISCUSSION
Estimations from RF measurements place the base contact resistivity at 8 µm 2 on 64C (1 nm Pt base contact) and 4 µm 2 on 64J (2 nm Pt base contact), much lower than the extracted contact resistivity ≈40 µm 2 on 64A. The high f max observed on 64J is a direct consequence of this low contact resistivity. Despite identical surface treatment prior to base metal deposition on all samples, the dual metallization process has yielded contact resistivity improved by an order of magnitude. We therefore assert that lithographic processes of the conventional fabrication technology have introduced contaminants to the base surface, limiting the minimum attainable contact resistance and subsequently f max . The power gain bandwidth is further diminished on 64A by high base metal sheet resistance (0.8 / ), whereas the composition and thickness of the base electrodes on 64C and 64J yielded sufficiently low sheet resistance (0.4 / ).
We note that the surface coverage of 1 nm Pt deposited by electron beam evaporation is incomplete. Better surface coverage and consequently better ohmics are attained for 2 nm Pt. At interdiffusion depths roughly three times the Pt thickness, this technology remains usable for 12 nm thick bases.
Alternate on-wafer calibration structures [5] , [21] are necessary to accurately determine f max in the future. Better dimensional control over emitter metal width and shape, more conductive base metallization and advanced surface cleaning techniques will further enhance RF bandwidth, to values consistent with the scaling roadmap of [4] .
VI. CONCLUSION
A novel fabrication technology InP HBTs has been presented. Dual-deposition base metallization yields low resistance contacts of thin bases with highly conductive electrodes. Reduction of parasitics by precisely controlled emitter and base post undercut as well as base post scaling has enabled further increases of the RF bandwidth. The process has been executed on two samples, yielding devices with f max in excess of 1 THz at f τ = 480 GHz while a maintaining breakdown voltage BV CEO = 4.1 V. Other devices exhibit f τ of 550 GHz at f max of 850 GHz. In comparison with conventional fabrication, the improved technology has demonstrated clear advantages.
